منابع مشابه
Design of a Modified Gabor Filter by Using Verilog HDL
This paper presents the improvisation of Modified Gabor Filter design using Verilog HDL. This work details important enhancement made to the modified Digital Gabor filter to minimize the sizing problem and the coding style that synthesizable. The intention is to study, analyze, simplify and improvise the design synthesis efficiency and accuracy while maintaining the same functionality. The main...
متن کاملHigh Speed Architecture Design Of Viterbi Decoder Using Verilog HDL
The main purpose of this study is to yield the gains obtained by the developers with the usage of Viterbi algorithm. Research mainly centers on the grandness of Viterbi algorithm in the practical applications with the VHDL code. Research not only helps the students related to the communications but it also helps the people who are in the field of decoders as it is one of the efficient method fo...
متن کاملDesign of BPSK/QPSK Modulator using Verilog HDL and Matlab
Quadrature Phase Shift Keying (QPSK) is a modulation scheme commonly used in wireless communication system and it’s because of its ability to transmit twice the data rate for a given bandwidth. In most cases, the QPSK modulator consumes less power and bandwidth in a modern devices but for a system like satellite and mobile devices where their operations are power limited, this is a problem that...
متن کاملDesign of A Scalable IP Router
Conventional routers are unable to scale to accommodate the explosive growth of the Internet traffic due to their architectural constraints. Their architecture does not allow for scal-ability by the addition of more processing nodes or faster bus technology. There has been an emergence of very high speed, economical and scalable SAN/LAN interconnects providing band-widths of gigabits per second...
متن کاملDesign Universal Security Scheme for Broadband Router
Taking account of defections existed in general methods of implementing IP security (IPsec) in broadband routers, a secure scheme based on fast path and slow path of routers was put forward. The scheme implements IPsec with Encryption chip and IPsec software combined, and adopts Encryption adaptive board to support multi-encryption chips. No requirement for change in original hardware architect...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2019
ISSN: 2321-9653
DOI: 10.22214/ijraset.2019.10050